Journal Press India^®

Author Details ( * ) denotes Corresponding author

Specifically, memory architectures for single-bit caches are the focus of this research project. In order to investigate a six-transistor static random-access memory, voltage differential sense amplifiers and charge transfer differential sense amplifiers make use of their respective capabilities. It has been demonstrated that the voltage differential sensing amplifier is the one that consumes the least amount of power in a static random-access memory that is composed of six transistors and a single bit.

Keywords

system, VLSI, memory, architecture, circuit.

1. Verma, Naveen, and Anantha P. Chandrakasan. “A 65nm 8T sub-Vt SRAM employing sense-amplifier redundancy.” 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. IEEE, 2007.
2. Verma, Naveen, and Anantha P. Chandrakasan. “A 256 kb 65 nm 8T subthreshold SRAM employing sense-amplifier redundancy.” IEEE Journal of Solid-State Circuits 43.1 (2008): 141-149.
3. Sinha, Manoj, et al. “High-performance and low-voltage sense-amplifier techniques for sub-90nm SRAM.” IEEE International [Systems-on-Chip] SOC Conference, 2003. Proceedings. IEEE, 2003.
4. Do, Anh-Tuan et al. “Design and sensitivity analysis of a new current-mode sense amplifier for low-power SRAM.” IEEE transactions on extensive scale integration (VLSI) systems 19.2 (2009): 196-204.
5. Seevinck, Evert, Petrus J. van Beers, and Hans Ontrop. “Current-mode techniques for high-speed VLSI circuits with application to a current sense amplifier for CMOS SRAMs.” IEEE Journal of Solid-State Circuits 26.4 (1991): 525-536.
6. Chow, Hwang-Cherng, and Shu-Hsien Chang. “High-performance sense amplifier circuit for low power SRAM applications.” 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No. 04CH37512). Vol. 2. IEEE, 2004.
7. Abu-Rahma, Mohamed H., et al. “Characterization of SRAM sense amplifier input offset for yield prediction in 28nm CMOS.” 2011 IEEE Custom Integrated Circuits Conference (CICC). IEEE, 2011.
8. Agbo, Innocent, et al. “Integral impact of BTI, PVT variation, and workload on SRAM sense amplifier.” IEEE Transactions on Very Large-Scale Integration (VLSI) Systems 25.4 (2017): 1444-1454.
9. Kobayashi, Tsuguo, et al. “A current-controlled latch sense amplifier and a static power-saving input buffer for low-power architecture.” IEICE transactions on electronics 76.5 (1993): 863-867.
10. Wicht, Bernhard, Thomas Nirschl, and Doris Schmitt-Landsiedel. “Yield and speed optimization of a latch-type voltage sense amplifier.” IEEE Journal of Solid-State Circuits 39.7 (2004): 1148-1158.
11. Agrawal, Reeya, and Vinay Kumar Tomar. “Analysis of Low Power Reduction Techniques on Cache (SRAM) Memory.” 2018 9th International Conference on Computing, Communication, and Networking Technologies (ICCCNT). IEEE, 2018.
12. Agrawal, Reeya, and V. K. Tomar. “Implementation and Analysis of Low Power Reduction Techniques in Sense Amplifier.” 2018 Second International Conference on Electronics, Communication and Aerospace Technology (ICECA). IEEE, 2018.
13. Agrawal, Reeya, and V. K. Tomar. “Analysis of Cache (SRAM) Memory for Core i™ 7 Processor.” 2018 9th International Conference on Computing, Communication, and Networking Technologies (ICCCNT). IEEE, 2018.