

Increasing System Dependability in CMI-Based STATCOM with Loop-Gain Shaped Control via Per Phase DC Bus Voltage Balancing

Yogendra Kumar and Hemant Gupta***

ABSTRACT

In this study, a nine-level cascade multilevel inverter (CMI) employing multicarrier pulse width modulation (PWM) methods is investigated in detail to achieve higher voltage levels. The results of the simulation verify the core operational concept of the CMI. Various modulation techniques are used to compare the phase and line voltage total harmonic distortion (THD) performance. With a focus on its application in STATCOM (Static Synchronous Compensator) systems, the paper explores the notable applications of CMI. Specifically, a communication system with a multilayer H-bridge converter arranged in a star configuration is examined. Also discussed is a generalized per-phase DC-bus voltage balancing technique based on capacitor voltage balancing (CVC) for CMC-based STATCOMs. In order to provide light on the underlying workings of the system and improve performance, the research first applies the dq/abc park transformation before doing an open-loop transfer function analysis. This research contributes to the advancement of multilevel inverter technology by shedding light on operational principles and optimization strategies, particularly as they relate to STATCOM applications.

Keywords: *CMI, Statcom, Facts Devices, DC Voltage.*

1.0 Introduction

For many years now, reactive power compensation has already been widely used as a reliable and efficient method of controlling electric power grids. Fast speed, a small footprint, and low harmonics are just a few of the benefits of the STATiC synchronous Compensator (STATCOM), a novel reactive power compensator based on power electronics converter technology [1]. To this day, H-bridge cascaded STATCOM still faces two technological hurdles. To begin, the compensation performance is significantly impacted by the present loop control strategy. However, the compensatory effect is diminished due to various less-than-ideal aspects. These comprise the bandwidth limitation of the output control loop, the latency of the signal identification circuit, and the process by which the reference command current is generated [2]. Second, because H-bridge cascaded STATCOM is a complex system with multiple H-bridge cells in each phase, the dc capacitor voltage discrepancy issue—which is caused by different power losses among cells, switched patterns in different cells, and parametric uncertainties of active and passive elements inside cells—will disrupt the system's dependability and possibly even cause it to fail. As a result, several studies have sought to address these issues [3]


*Corresponding author; Assistant Professor, Department of Electrical Engineering, GLA University Mathura, Uttar Pradesh, India (E-mail: Yogendra.ee@gla.ac.in)

**Assistant Professor, Department of Electrical Engineering, GLA University Mathura, Uttar Pradesh, India

The general method to per-phase DC-bus voltage balancing using the CMC STATCOM is presented in this article. First, we analyze a control mechanism currently used by an extended STATCOM model. A per-phase DC-bus voltage balancing system is built [4] using the loop-gain shaping and the dq/abc park transformation as its foundation. Adding the suggested control to the DSP controller is straightforward and requires essentially no more computational resources. In general, series FACT controller and shunt FACT controller are the two types of FACT controllers available [5]. Through compensating for transient drops and spikes, series controllers enhance power system reliability. When it comes to transmission and distribution, shunt FACT controllers are often used because of their quick reaction time and low overall cost. The ability to regulate power from a few kilovolts to many megavolts makes multilevel inverters a powerful tool for STATCOM applications in transmission systems [6]. Cascade multilevel inverters (CMI) are becoming more popular due to their many advantages over other types of multilevel inverters. These include neutral point clamped multilevel inverters, flying capacitor multilevel inverters, and CMIs.

Compared to other multilevel inverter topologies, including flying capacitor and diode clamped multilevel inverter, its modular construction, capacity to attain at greater output voltage and power level, and fewer necessity of components set it apart [7].

Figure 1: Schematic of a CMI-based STATCOM




2.0 Configuration of CMI based statcom

It is possible to directly manage the current flowing via STATCOM in order to either absorb or deliver the required reactive current in order to achieve the objective of dynamic reactive current compensation [8]. Because of improvements made to the power quality of the grid, only active current is supplied by the grid.

2.1 Mathematical modelling

Determining the steady-state and dynamic modelling equations is a crucial step in developing an acceptable control strategy for CMI-based STATCOM. In order to assess the system as a whole, mathematical modelling is required [9]. By simulating a power converter coupled to the transmission and distribution network through reactance, CMI-based STATCOM may be analysed. The circuit's settings are shown in Table I below. Each phase of this cascade multilevel inverter's three-phase, nine-level output voltage is generated by a series-connected H bridge string. The dc side just uses the dc capacitors and a voltage sensor for power and has no external connection. The STATCOM ac pulse width modulation (PWM) voltage has a higher frequency than the grid's sinusoidal voltage, thus an ac inductor is used in each cluster to smooth down the voltage [9]. As an additional benefit, the ac inductor helps eliminate PWM-induced ripples at the switch. Taking into account the intricacies of real-world industrial fields, spiking current and over loading might be issues when choosing an IGBT [10].

Figure 2: CMI based STATCOM – Single Line Diagram



Several assumptions of the CMI-based structure, including the system's modularity, the identical voltage level of each capacitor, and the same value of the DC link capacitor, are used in conjunction with Kirchhoff's law to establish the dynamic model of the system [11].

This is the equivalent circuit as the one in Figure 8.

$$L \frac{dI_S}{dt} + R.I_S = V_S - V_C \quad \dots 1$$

Because of the disparity between the network voltage and the STATCOM voltage, the coupling settings allow STATCOM to generate its own current, as shown below.

$$L \frac{d}{dt} \begin{bmatrix} I_a \\ I_b \\ I_c \end{bmatrix} + R \begin{bmatrix} I_a \\ I_b \\ I_c \end{bmatrix} = \begin{bmatrix} V_{sa} \\ V_{sb} \\ V_{sc} \end{bmatrix} - \begin{bmatrix} V_{ca} \\ V_{cb} \\ V_{cc} \end{bmatrix} \quad \dots 2$$

Three-phase source voltages are denoted by V_{sa} , V_{sb} , and V_{sc} , whereas STATCOM voltages are denoted by V_{ca} , V_{cb} , and V_{cc} .

2.2 DC bus voltage balancing

A cascading multilayer inverter is constructed up of H bridges that are connected in series with various DC capacitors. These bridges make up the inverter’s fundamental building elements. Unbalanced DC voltage is a problem, and it’s caused by differences in the parallel loss that are associated with each H bridge of the CMI. Unbalanced DC voltage has a number of unfavorable effects on the scheme, along with an increment in the harmonic currents of the current and a decline in the reliability of the synthetic output waveform from the converter [12]. Both of these effects are caused by the system’s inability to properly balance the DC voltage. When the number of levels in a CMI increases, the regulation of the DC voltage that exists between those levels becomes a more important financial and logistical consideration [13].

Table 1: The Experimental System’s Circuit Parameters

Grid voltage	11 kV
Rated reactive	120 Kvar
AC inductor	10 mH
DC capacitor	4.68 mF
Number of Cells/Phase	4
PWM carrier frequency	1 kHz
Reactive Current	9 Amp


3.0 Control Architecture

There are only two degrees of freedom in the primary control loop, which are denoted by the symbols I_{dref} and I_{qref} in Figure 2. These symbols are used to regulate the active current and the reactive current, respectively. Because I_{qref} is utilised for the creation of reactive power, the I_{dref} can only be used to manage the approximate value of each DC bus’s voltage [14]. The voltage loop and the I_{dref} channel are responsible for ensuring that the overall DC bus voltage is balanced. However, the DC bus voltages of each phase are not regulated. When the STATCOM has no power losses, no active power is exchanged between the STATCOM and the AC system, and only reactive power is provided by STATCOM. This only occurs if the parameters and trigger signal of each H Bridge are identical [15].

Synchronization circuits that use a phase locked loop determine both the phase difference and the reference frequency [16]. Voltage and current measurements must be taken at the point of connection in order to perform the transformation from abc to dq in a vector. Two separate controllers, one for each DC bus, make up the DC regulator. DC link voltage within each phase and between phases must be balanced by these controllers.

As shown in Figure 2, the dc voltage regulator, ac voltage regulator, and PWM modulator will work together to provide a tunable switching command that will be sent to the CMI STATCOM. Using modulation schemes, such as Phase-shifted pulse width modulation (PWM), simplifies the operation of the control system. Reason being, when more cascade bridge cells are added to a cluster, the control system becomes more complicated [17].

Figure 3: CMI-based STATCOM Controller



4.0 Simulation Results

The simulation results have been used to demonstrate the system's superiority by demonstrating its well specified dynamic performance, which includes meeting power requirement at the load side. Using a nine-level cascade multilevel inverter, which can provide an approximation of sinusoidal voltage in the form of a stepped 17-level output line voltage waveform, research has been conducted on a STATCOM. The control approach for a nine-level CMI is implemented in a simulation in this chapter, and the results are presented.

The STATCOM mathematical model lists the simulation parameters in table 1. The voltage and current waveforms in both the capacitive mode (a) and the inductive mode (b) at the point of common coupling are displayed in Figure 4, with a step shift occurring at 0.15 seconds. Maintaining the coupling parameter between the grid and STATCOM at its optimal level with a step change at 0.15 seconds, as seen in Figure 5, will result in the grid and STATCOM voltage at the same magnitude. With a step change at 0.15 seconds, Figure 6 shows the dynamic performance of the CMI-based STATCOM by measuring the difference between the reactive current supplied by STATCOM (I_q) and the reactive current reference (I_q^*). The STATCOM supplied reactive current viewed some oscillations or spikes when the loads are changed from one mode to another mode. In contrast, STATCOM is accessible to absorb reactive current from power system to operate in inductive mode while it delivers reactive current to the power system in capacitive mode.

Figure 4: Waveform of Voltage and Current at the PCC in Capacitive Mode (a) and Inductive Mode (b)




Figure 5: Grid (V_g) and STATCOM Voltage ($V_{STATCOM}$)





Figure 6: Reactive Current Component Tracking



5.0 Conclusion

In conclusion, this work provides a comprehensive approach to address challenges associated with per phase DC bus voltage balancing in a STATCOM system, particularly in the context of a CMI-based configuration. The paper provides background data for the proposed method by analyzing the STATCOM system parameter model and evaluating conventional control methodologies. The primary contribution is the development of a per-phase DC bus voltage balancing mechanism that combines the dq/abc park transformation with a loop-gain shaped control scheme. By employing this tactic, the aim is to ensure the maintenance of a constant DC bus voltage, which is necessary for the system to function dependably. Moreover, the addition of a proportional resonant controller for global control of the DC capacitor enhances the system's performance and stability.

The importance of managing problems like reactive power accounting and DC voltage balancing—especially when managing clustered loads—is also emphasized in the article. If these issues are fixed, the recommended system's overall performance and dependability can be significantly increased. There is a clear emphasis on the need for a robust control structure to increase system dependability throughout the discussion. This highlights how crucial the recommended method is to achieving DC link voltage balancing and reactive power correction.

References

- [1] Raharja, L.P.S., Arief, Z. and Windarko, N.A., 2017. Reduction of total harmonic distortion (THD) on multilevel inverter with modified PWM using genetic algorithm. *EMITTER International Journal of Engineering Technology*, 5(1), pp.91-118.
- [2] M. Guan and Z. Xu, "Modeling and Control of a Modular Multilevel Converter-Based HVDC System Under Unbalanced Grid Conditions," in *IEEE Transactions on Power Electronics*, vol. 27, no. 12, pp. 4858-4867, Dec. 2012, doi: 10.1109/TPEL.2012.2192752.
- [3] McGrath, B.P., Holmes, D.G. and Meynard, T., 2006. Reduced PWM harmonic distortion for multilevel inverters operating over a wide modulation range. *IEEE Transactions on power electronics*, 21(4), pp.941-949.
- [4] Janardhan, K., Mittal, A. and Ojha, A., 2020. A symmetrical multilevel inverter topology with minimal switch count and total harmonic distortion. *Journal of Circuits, Systems and Computers*, 29(11), p.2050174.
- [5] Maurya, S., Mishra, D., Singh, K., Mishra, A.K. and Pandey, Y., 2019, February. An efficient technique to reduce total harmonics distortion in cascaded h-bridge multilevel inverter. In *2019 IEEE International Conference on Electrical, Computer and Communication Technologies (ICECCT)* (pp. 1-5). IEEE.
- [6] Rao, A.P.C., Obulesh, Y.P. and Babu, C.S., 2013, January. Analysis and effect of switching frequency and voltage levels on total harmonic distortion in multilevel inverters fed BLDC drive. In *2013 7th International Conference on Intelligent Systems and Control (ISCO)* (pp. 65-71). IEEE.
- [7] Podder, S., Biswas, M.M. and Khan, M.Z.R., 2016, December. A modified PWM technique to improve total harmonic distortion of multilevel inverter. In *2016 9th International Conference on Electrical and Computer Engineering (ICECE)* (pp. 515-518). IEEE.
- [8] Yatim, M.H., Ponniran, A., Zaini, M.A., Shaili, M.S., Ngamidun, N.A.S., Kasiran, A.N., Bakar, A.A. and Jumadri, J.N., 2018. Symmetrical and asymmetrical multilevel inverter structures

- with reduced number of switching devices. *Indonesian Journal of Electrical Engineering and Computer Science*, 11(1), pp.144-151.
- [9] Kavali, J. and Mittal, A., 2016. Analysis of various control schemes for minimal Total Harmonic Distortion in cascaded H-bridge multilevel inverter. *Journal of Electrical Systems and Information Technology*, 3(3), pp.428-441.
- [10] Andela, M., Shaik, A., Beemagoni, S., Kurimilla, V., Veramalla, R., Kodakkal, A. and Salkuti, S.R., 2022. Solar photovoltaic system-based reduced switch multilevel inverter for improved power quality. *Clean Technologies*, 4(1), pp.1-13.
- [11] Du, Z., Tolbert, L.M., Chiasson, J.N. and Ozpineci, B., 2008. Reduced switching-frequency active harmonic elimination for multilevel converters. *IEEE transactions on industrial electronics*, 55(4), pp.1761-1770.
- [12] Maruthupandi, P., Devarajan, N., Sebasthirani, K. and Jose, J.K., 2015. Optimum control of total harmonic distortion in field programmable gate array-based cascaded multilevel inverter. *Journal of Vibration and Control*, 21(10), pp.1999-2005.
- [13] Prabakaran, N. and Palanisamy, K., 2017. A comprehensive review on reduced switch multilevel inverter topologies, modulation techniques and applications. *Renewable and Sustainable Energy Reviews*, 76, pp.1248-1282.
- [14] Loh, P.C., Holmes, D.G. and Lipo, T.A., 2005. Implementation and control of distributed PWM cascaded multilevel inverters with minimal harmonic distortion and common-mode voltage. *IEEE Transactions on Power Electronics*, 20(1), pp.90-99.
- [15] Edpuganti, A. and Rathore, A.K., 2015. A survey of low switching frequency modulation techniques for medium-voltage multilevel converters. *IEEE Transactions on Industry Applications*, 51(5), pp.4212-4228.
- [16] Mittal, N., Singh, B., Singh, S.P., Dixit, R. and Kumar, D., 2012, December. Multilevel inverters: A literature survey on topologies and control strategies. In *2012 2nd International Conference on Power, Control and Embedded Systems* (pp. 1-11). IEEE.
- [17] Song, Q., Liu, W. and Yuan, Z., 2007. Multilevel optimal modulation and dynamic control strategies for STATCOMs using cascaded multilevel inverters. *IEEE transactions on power delivery*, 22(3), pp.1937-1946.
- [18] Sarker, R., Datta, A. and Debnath, S., 2021. An improved multicarrier PWM (MCPWM) technique with a new harmonic mitigation strategy for cascaded H-bridge multilevel inverter applications. *IEEE Transactions on Industrial Informatics*, 18(3), pp.1500-1510.
- [19] Shunmugam Vanaja, D. and Stonier, A.A., 2020. A novel PV fed asymmetric multilevel inverter with reduced THD for a grid-connected system. *International Transactions on Electrical Energy Systems*, 30(4), p.e12267.
- [20] Singh, M., Agarwal, A. and Kaira, N., 2012, December. Performance evaluation of multilevel inverter with advance PWM control techniques. In *2012 IEEE 5th India International Conference on Power Electronics (IICPE)* (pp. 1-6). IEEE.