

To Enhanced the Performance of Multilevel Inverters with Reduced Harmonic Distortion using Eight Switching Devices

*Shashank Saxena**

ABSTRACT

A paper detailed investigation of the operating dynamics of a multilevel inverter is presented in this research using MATLAB simulation. The inverter architecture consists of eight switching units that combine unidirectional and bidirectional components. Two distinct designs are analysed to assess their performance characteristics: symmetrical and asymmetrical. Simulation yields the highest output voltages for the symmetrical configuration and Voltage for the asymmetrical design. Hence, the research employs Multiple Carrier Pulse Width Modulation (MCPWM) techniques to achieve this high voltage levels. The findings demonstrate the efficiency of the proposed multilayer inverter architecture and the strategic application of MCPWM to minimize harmonic distortions and provide high-voltage outputs.

Keywords: *Cascade Multilevel Inverter (CMI), Semi-conductors, Level Shifted, Total Harmonic Distortion (THD), Phase Disposition (IPD).*


1.0 Introduction

By adding cells in a cascade pattern, a multilevel inverter is able to provide an output voltage at a higher level and a waveform that is approximately sinusoidal [1]. As compared to the other two primary multilevel inverter topologies—the diode-clamped H-bridge and the flying-capacitor topologies—the cascade H-bridge has many advantages over its counterparts [2]. Typically, a single dc source and two switches are used in each leg of a cascade multilevel inverter. When all of the dc sources have the same magnitude, the resulting configuration is called a symmetrical configuration, but when they have different magnitudes, the resulting structure is called an asymmetrical configuration [3]. One of the key parameters in determining the price and efficacy of a power converter's cooling system is the converter's loss. While an asymmetrical layout allows for a greater range of voltages to be used in a given circuit, it comes with the significant drawback of putting a heavy load on all of the switches during operation [4].

In order to achieve a greater number of voltage levels, a cascade architecture multilevel inverter requires a greater number [5]. As the number of cells in a circuit grows, so does the number of switches linked to it, increasing the complexity of the circuit's design and operation. The modulation approach plays a crucial role in improving the efficiency of the new topology for CMI [6]. This study presents a CMI-based architecture with seventeen levels that uses the multi-channel power-wave management (MCPWM) approach. A CMI-based architecture with a decreased number of switches, as illustrated in fig.1, is used to provide an output voltage with seventeen discrete steps.

**Assistant Professor, Department of Civil Enigneering, IK Gujral Punjab Technical University, Kapurthala, Punjab, India (E-mail: Shashanksaxen2917oct@gmail.com)*


Figure 1: CMI based Strategy



2.0 Proposed Strategy

CMI, with its modular construction, is the most efficient design for multilevel inverters, but it has drawbacks as increasing the number of switching of system to increase the output voltage levels [7]. In order to address this shortcoming of CMI, a novel topology has been shown in which fewer switches are used than in the conventional cascade architecture of multilevel inverter.

Figure 2: Modulation Techniques Classification for CMI



2.1 Design the CMI strategy based circuit

As can be seen in Figure 1, this work introduces a cascade multilayer inverter based design that requires fewer switching components. In contrast to the traditional topology, which uses 32 switches to achieve the same number of levels (17), the given design requires just eight. All the switches brought about by the inductive load being used have likewise been outfitted with anti-parallel diodes in this topology. Vdc1, Vdc2, Vdc3, and Vdc4 are four different dc sources used at

both ends of the circuit. To get seventeen distinct states, an asymmetrical setup is used in which the left and right battery terminals' voltage ratings are maintained distinct. When all four batteries have the same voltage rating, this configuration is called a symmetrical arrangement, and it may provide nine different levels of output voltage.

2.2 Strategy methodology

The circuit looping technique is used to create different voltage levels in the circuitry shown in Figure 1. The operating process for this circuitry is defined in terms of the output voltage levels that need to be produced and the number of power semi-conducting components. The greatest voltage that this system can deliver voltages. various switching configurations are triggered for voltage level. With this design, the circuit must have seventeen switching states to provide the seventeen output voltage levels shown in Table 1. This configuration is used in both symmetrical and asymmetrical layouts. In an asymmetrical layout, The magnitude of each dc source in a symmetrical arrangement is the same, however the values found for the dc voltage sources on the left and right outer ends differ. One DC voltage source is on the left, while three are asymmetrically positioned on the right end. The functional differences between symmetrical and asymmetrical CMI designs are shown in Table 2. Together with the maximum output voltage that was reached, this table also includes the number of output voltages, switching devices, and DC sources utilized in the CMI-based system.

2.3 Loss Calculation of CMI

It is important to take extra care while creating the switching state of the circuit to ensure that all switches are subjected to an equal amount of voltage stress and that there are an equal proportion of switches in the on condition with each voltage level. Equations (1) and (2) may be used to get the peak and average conduction losses, respectively.

$$p_{on}(t) = |i_c(t)|(V_0 + R_{on}|i_c(t)|) \quad \dots 1$$

$$p_{avg} = \frac{1}{2\pi} \int_0^T p_{on}(t) dt \quad \dots 2$$

The on-state current i_c is related to the threshold voltage V_0 and the equivalent resistance R_{on} of semiconducting devices (t).

Because of the time it takes for switching devices to go from their off to them on states, energy is lost in the form of switching losses. The total of the diode's turn-on and turn-off losses is the switching loss; if the former is understood, the latter may be prevented. With equations (3), (4), and (5), respectively, one may decompose the energy dissipation associated with IGBT switching into losses during IGBT on, IGBT off, and diode off.

$$E_{on} = \int_{t_1}^{t_2} v(t) * i(t) dt \quad \dots 3$$

$$E_{off} = \int_{t_3}^{t_4} v(t) * i(t) dt \quad \dots 4$$

$$E_{rr} = \int_{t_5}^{t_6} v_{rr}(t) * i_{rr}(t) dt \quad \dots 5$$

Power converter switching losses are sensitive to load situation, dc link inductance, gate circuit inductance, and temperature.

3.0 Modulation Techniques

Multilevel inverters, as shown in Fig. 2, employ a modulation technique based on the carrier wave switching frequency, which can be either constant or variable [9, 10]. It was hypothesised that

phase shift carrier modulation would be more effective than SHE. MCPWM is favoured [11] because it provides less THD and a better output waveform, two of the most desirable characteristics of CMI. The output voltage waveform exhibits some degree of harmonics of lower order in the constant switching frequency technique, and it incurs less switching loss than the variable switching frequency approach [12]. It was hypothesised that phase shift carrier modulation would be more effective than SHE when the number of levels was large. Switching state redundancy is another strength of multilevel inverters, since it allows for versatile pattern design of switching, which is essential in space vector modulation systems.

Figure 3: Response Show the Level-shifted (IPD) Modulation




Table 1: Switching States for CMI based Topology

Nlevel	V _{out}	Switches (ON state)
1	0	K1, K3, K5
2	V _{dc}	K4, K6, B1
3	2V _{dc}	K1, K4, K6
4	3V _{dc}	K2, K6, B2
5	4V _{dc}	K6, B1, B2
6	5V _{dc}	K1, K6, B2
7	6V _{dc}	K2, K3, K6
8	7V _{dc}	K3, K6, B1
9	8V _{dc}	K1, K3, K6
10	-V _{dc}	K3, K5, B1
11	-2V _{dc}	K2, K3, K5
12	-3V _{dc}	K1, K5, B2
13	-4V _{dc}	K5, B1, B2
14	-5V _{dc}	K2, K5, B2
15	-6V _{dc}	K1, K4, K5
16	-7V _{dc}	K4, K5, B1
17	-8V _{dc}	K2, K4, K5

4.0 Simulation Result

Cascade multilevel inverter-based architecture is shown by simulating a multilevel inverter in MATLAB for both asymmetrical and symmetrical configurations (see fig. 1). This CMI structure may provide output voltage at seventeen distinct levels for an asymmetrical arrangement and nine different levels for a symmetrical design when employing the MCPWM (IPD) technique. Figures 4 and 5 depict the voltage output at various loads and unloading, with the latter showing nine levels. The highest output voltage of the seventeen settings is 200 volts, with nine settings offering 100 volts. This inverter will be used with a resistive-inductive type load at a frequency of 50 Hz. Fig. 6 displays the voltage and current produced by a seventeen-level inverter when it is fully loaded. Figures 7 and 8 demonstrate that for an inverter with seventeen levels of voltage regulation, the harmonic distortion of the output voltage is 6.25 percent, and for an inverter with nine levels of regulation, it is 21.83 percent.

Figure 4: Seventeen-level Output Voltage with Asymmetrical Condition




Figure 5: Response Show the Output Voltage with Symmetrical Condition




Figure 6: Response Show the Output Voltage & Current at Various Load






Figure 7: Response Show the THD of Output Voltage



5.0 Conclusion

The study on multilevel inverters since their inception in the late 1990s has seen significant advancements, encompassing various modifications ranging from novel topologies to sophisticated control mechanisms and modulation procedures. These modifications have primarily aimed at alleviating system burdens by minimizing switching components while concurrently improving the resolution of the output voltage. In this research, a particular multilevel inverter configuration employing eight switching devices has been thoroughly investigated, showcasing its capability to produce an output voltage spectrum comprising seventeen discrete levels. This achievement underscores the efficacy of the employed multi-carrier pulse width modulation technique in drastically mitigating harmonic distortion.

Figure 8: Response Show the THD of Output Voltage



The findings of this study contribute substantially to the ongoing efforts in optimizing multilevel inverter systems, promising enhanced performance and efficiency in various applications such as renewable energy systems, motor drives, and power electronics. As such, further exploration and refinement of multilevel inverter technologies hold great potential for advancing the field of power electronics and facilitating the transition towards more sustainable and efficient energy utilization paradigms.

References

- [1] Raharja, L.P.S., Arief, Z. and Windarko, N.A., 2017. Reduction of total harmonic distortion (THD) on multilevel inverter with modified PWM using genetic algorithm. *EMITTER International Journal of Engineering Technology*, 5(1), pp.91-118.
- [2] M. Guan and Z. Xu, "Modeling and Control of a Modular Multilevel Converter-Based HVDC System Under Unbalanced Grid Conditions," in *IEEE Transactions on Power Electronics*, vol. 27, no. 12, pp. 4858-4867, Dec. 2012, doi: 10.1109/TPEL.2012.2192752.
- [3] McGrath, B.P., Holmes, D.G. and Meynard, T., 2006. Reduced PWM harmonic distortion for multilevel inverters operating over a wide modulation range. *IEEE Transactions on power electronics*, 21(4), pp.941-949.
- [4] Janardhan, K., Mittal, A. and Ojha, A., 2020. A symmetrical multilevel inverter topology with minimal switch count and total harmonic distortion. *Journal of Circuits, Systems and Computers*, 29(11), p.2050174.
- [5] Maurya, S., Mishra, D., Singh, K., Mishra, A.K. and Pandey, Y., 2019, February. An efficient technique to reduce total harmonics distortion in cascaded h-bridge multilevel inverter. In *2019 IEEE International Conference on Electrical, Computer and Communication Technologies (ICECCT)* (pp. 1-5). IEEE.
- [6] Rao, A.P.C., Obulesh, Y.P. and Babu, C.S., 2013, January. Analysis and effect of switching frequency and voltage levels on total harmonic distortion in multilevel inverters fed BLDC

- drive. In 2013 7th International Conference on Intelligent Systems and Control (ISCO) (pp. 65-71). IEEE.
- [7] Podder, S., Biswas, M.M. and Khan, M.Z.R., 2016, December. A modified PWM technique to improve total harmonic distortion of multilevel inverter. In 2016 9th International Conference on Electrical and Computer Engineering (ICECE) (pp. 515-518). IEEE.
- [8] Yatim, M.H., Ponniran, A., Zaini, M.A., Shaili, M.S., Ngamidun, N.A.S., Kasiran, A.N., Bakar, A.A. and Jumadri, J.N., 2018. Symmetrical and asymmetrical multilevel inverter structures with reduced number of switching devices. *Indonesian Journal of Electrical Engineering and Computer Science*, 11(1), pp.144-151.
- [9] Kavali, J. and Mittal, A., 2016. Analysis of various control schemes for minimal Total Harmonic Distortion in cascaded H-bridge multilevel inverter. *Journal of Electrical Systems and Information Technology*, 3(3), pp.428-441.
- [10] Andela, M., Shaik, A., Beemagoni, S., Kurimilla, V., Veramalla, R., Kodakkal, A. and Salkuti, S.R., 2022. Solar photovoltaic system-based reduced switch multilevel inverter for improved power quality. *Clean Technologies*, 4(1), pp.1-13.
- [11] Du, Z., Tolbert, L.M., Chiasson, J.N. and Ozpineci, B., 2008. Reduced switching-frequency active harmonic elimination for multilevel converters. *IEEE transactions on industrial electronics*, 55(4), pp.1761-1770.
- [12] Maruthupandi, P., Devarajan, N., Sebasthirani, K. and Jose, J.K., 2015. Optimum control of total harmonic distortion in field programmable gate array-based cascaded multilevel inverter. *Journal of Vibration and Control*, 21(10), pp.1999-2005.
- [13] Prabakaran, N. and Palanisamy, K., 2017. A comprehensive review on reduced switch multilevel inverter topologies, modulation techniques and applications. *Renewable and Sustainable Energy Reviews*, 76, pp.1248-1282.
- [14] Loh, P.C., Holmes, D.G. and Lipo, T.A., 2005. Implementation and control of distributed PWM cascaded multilevel inverters with minimal harmonic distortion and common-mode voltage. *IEEE Transactions on Power Electronics*, 20(1), pp.90-99.
- [15] Edpuganti, A. and Rathore, A.K., 2015. A survey of low switching frequency modulation techniques for medium-voltage multilevel converters. *IEEE Transactions on Industry Applications*, 51(5), pp.4212-4228.
- [16] Mittal, N., Singh, B., Singh, S.P., Dixit, R. and Kumar, D., 2012, December. Multilevel inverters: A literature survey on topologies and control strategies. In 2012 2nd International Conference on Power, Control and Embedded Systems (pp. 1-11). IEEE.
- [17] Song, Q., Liu, W. and Yuan, Z., 2007. Multilevel optimal modulation and dynamic control strategies for STATCOMs using cascaded multilevel inverters. *IEEE transactions on power delivery*, 22(3), pp.1937-1946.
- [18] Sarker, R., Datta, A. and Debnath, S., 2021. An improved multicarrier PWM (MCPWM) technique with a new harmonic mitigation strategy for cascaded H-bridge multilevel inverter applications. *IEEE Transactions on Industrial Informatics*, 18(3), pp.1500-1510.
- [19] Shunmugham Vanaja, D. and Stonier, A.A., 2020. A novel PV fed asymmetric multilevel inverter with reduced THD for a grid-connected system. *International Transactions on Electrical Energy Systems*, 30(4), p.e12267.
- [20] Singh, M., Agarwal, A. and Kaira, N., 2012, December. Performance evaluation of multilevel inverter with advance PWM control techniques. In 2012 IEEE 5th India International Conference on Power Electronics (IICPE) (pp. 1-6). IEEE.