

Multi Carrier PWM and Selective Harmonic Elimination Technique for Cascade Multilevel Inverter

Anurag Kumar* and Utkarsh Singh**

ABSTRACT

This paper presented the multi carrier pulse width modulation (MCPWM) and selective harmonic elimination (SHE) method for lowering the overall harmonic distortion in the output voltage of a cascade multilevel inverter (CMI). It was discovered that multi carrier pulse width modulation is a more effective technique for removing harmonics than the more common selective harmonic removal approach. The MCPWM and SHE approaches, as well as an FFT-based result derived from simulations of nine-level cascade multilevel inverters, are compared with one another in terms of Total Harmonic Distortion in order to validate the validity of the former. A result that was derived from simulations of a nine-level cascade multilevel inverter.

Keywords: Cascade multilevel inverter (CMI); Multi Carrier Pulse Width Modulation (MCPWM); Selective Harmonic Elimination (SHE) Technique; Total Harmonic Distortion (THD).

1.0 Introduction

There has been a lot of study done on multilevel inverters, which are a kind of power converter. Multilevel inverters have a modular design and are often used to generate sinusoidal voltage from many DC sources. However, the filter size, losses, and total harmonic distortion (THD) of a two-level voltage source converter fall short of ideal, and a multilayer inverter is necessary for a high-voltage system to attain optimal performance and efficiency [1, 2]. The output voltage quality, measured in terms of Total Harmonic Distortion, improves as the number of levels in a multilayer inverter rises. But as the tiers expand, so do the difficulty of the control methods and the likelihood of voltage imbalance. When compared to the neutral point clamped, cascade multilevel inverter, and flying capacitor commercial topologies of multilevel voltage source inverters [2, 3], CMI's modular architecture achieves the highest output voltage and power levels (13.8KV, 30MVA) and the highest dependability. CMI levels are defined as m = 2s + 1, where m is the output phase voltage and s is the number of dc sources in a single phase. Reduced voltage stress on switching devices [3], lower harmonic distortion, smaller common mode voltage generation, fewer electromagnetic compatibility issues, and higher voltage attainment with a given maximum device rating are the primary drivers behind the widespread adoption of multilevel inverters.

^{*}Corresponding author; Assistant Professor, Department of Computer Science & Engineering, I.E.T, Bundelkhand University, Jhansi, Uttar Pradesh, India. (E-mail: anuragkumarrediff@gmail.com) **Design Engineer, Maxbros Venture India Pvt Ltd. (E-mail: utkarsh.vns1122@gmail.com)

Due to its modular design and user-friendly interface, the CMI is an excellent option for managing complex environments. Figure 1 depicts the fundamental architecture of a CMI, which consists of four cells coupled in series to provide nine levels of output voltage per phase.



Figure 1: Three-Phase Nine-Level CMI

2.0 Cascade Multilevel Inverter Topologies

As can be seen in Figure 2, numerous CMI configurations are available for both single- and three-phase applications. The single-phase cascade half-bridge is a one-leg converter made up of two switching elements that generates a two-level voltage-source converter output.





A cascading H bridge inverter builds a multiple phase leg out of single phase full bridge inverters connected in series [4]. Because of the nature of the cascade H bridge architecture, semiconductors may operate at lower voltages. The operating voltage and production cost of a cascade H bridge inverter are the primary factors in determining the inverter's number of power cells. For medium-voltage (MV) drives with a line-to-line voltage rating of 3,300 volts, for instance, a nine-

level inverter may be utilised. Cascade H bridge inverters need a DC source for each phase leg, with each source being able to provide an output voltage that is directly proportionate to the number of cells in the inverter. Cascade H-bridge inverters employ uneven DC sources to achieve a greater number of levels with the same number of cells.

Figure 3: Single-phase Cascade Half Bridge Inverter (a), Single-phase cascade H Bridge (Full Bridge) Inverter (b)



3.0 Modulation Techniques

Figure 4 illustrates how the modulation approach used by's multilevel inverters may be categorised in terms of their switching frequency [5]. The switching losses are less and the output voltage harmonic content is lower with the fundamental switching frequency approach than it is with the PWM technique, which uses a higher switching frequency [6]. As opposed to space vector and phase shifted carrier PWM, SHE-PWM offers better harmonic performance for low level numbers. Nonetheless, phase-shift carrier base modulation's performance scales more quickly with an increasing number of levels compared to the SHE method [7]. Because of the prevalence of redundant switching states in multilevel converters, designers have a lot of leeway when creating switching patterns, which is particularly useful for space vector modulation techniques.

Figure 4: Classification of Modulation Techiques for Multilevel Inverter



3.1 Multi carrier PWM

PWM technology based on multiple carriers is used to adjust output voltage and eliminate harmonics. The switching output voltage for the converters is derived by comparing a single sinusoidal with each carrier in the multi carrier PWM approach [8].

For multilevel inverters, two common modulation techniques are phase shifted modulation and level shifted modulation [9].

3.1.1 Phase shifted modulation

The most typical technique for the cascade multilevel inverter is phase-shift modulation, with higher harmonic performance attained when each single-phase inverter is controlled by three-level modulation [9]. The phase-shifted PWM may be used for the multilayer inverter to obtain a larger ripple frequency than the switching frequency [10].

All triangular carriers in phase-shifted multi carrier modulation have the same frequency and peak-to-peak amplitude [11], but there is a phase shift between any two adjacent carrier waves, given by $\Phi_{cr} = \frac{360}{m-1}$, where m is the number of output voltage levels. Φ_{cr} will be45⁰, for nine-level CMI. Figure 5 depicts a simple phase shifted modulation scheme.

Figure 5: Simplified Phase Shifted Modulation Schematic



3.1.2 Level shifted modulation

For m level CMI, (m-1) triangular carriers with the same frequency and amplitude are needed such that they completely fill contiguous bands spanning the range +V dcto -V dc [8]. There are three approaches for level shifted multi carrier modulation [8]. (a) in phase disposition (IPD), in which all carriers are in phase; (b) alternative phase opposite disposition (APOD), in which all carriers are alternately in opposite disposition; and (c) phase opposite disposition (POD), in which all carriers above the zero reference are in phase but oppose those below the zero reference. Figure 6 depicts a simple level shifted modulation scheme.

Multi Carrier PWM and Selective Harmonic Elimination Technique for Cascade Multilevel Inverter



Figure 6: Simplified Level Shifted Modulation Schematic

3.2 Selective harmonic elimination technique

Thermal losses restrict the maximum switching frequency in high-power applications [12], [13]. SHE is a more efficient modulation approach for obtaining output signals with lower harmonic content than other modulation techniques. SHE-PWM is a pulse-width modulation technique that is ideal for high-power medium-voltage cascaded multilevel voltage source inverters with both equal and unequal dc sources utilised in constant frequency utility applications. SHE-PWM is based on the Fourier series decomposition of the power electronics converter's periodic PWM voltage waveform, as shown in equation (1) [14]. Selective harmonic elimination eliminates specified harmonics with the fewest amount of switching operations. The SHE approach is used to optimise the switching angles of a cascaded multilevel inverter in order to provide the desired fundamental voltage as well as an enhanced harmonic staircase waveform. If the number of cells employed in the cascade multilevel inverter is s per phase, the number of non-linear transcendental equations will be s and the number of harmonics to be removed will be (s-1).

$$f_N(t) = \frac{a_0}{2} + \sum_{n=1}^N \left(a_n \cos\left(\frac{2\pi nt}{T}\right) + b_n \sin\left(\frac{2\pi nt}{T}\right) \right) \qquad \dots (1)$$

Table.1 shows a comparison of several modulation techniques based on device switching frequency, device conduction period, rotation of switching patterns, and voltage THD.

Comparison	Phase shifted modulation	Level shifted modulation	SHE modulation	
Device switching frequency	Same for all device	different	Same for all device	
Device conduction period	Same for all device	different	Same for all device	
Rotating of switching patterns	Not required	required	Not required	
Line to Line Voltage THD	good	Very good	Better	

Table 1: Comparison Among Phase Shifted, Level Shifted and SHE Modulation

4.0 Simulation Result

The simulated phase voltage waveform for a nine-level cascade multilevel inverter employing multi carrier PWM and SHE is shown in Figure 7. The inverter runs at a frequency of 50 hertz.



(a) Phase Shited Modulated Single-Phase Voltage Waveform

horizonal de la compansion de la compans

(b) Level Shited (POD) Modulated Single-Phase Voltage Waveform







Multi Carrier PWM and Selective Harmonic Elimination Technique for Cascade Multilevel Inverter



(d) Level Shited (IPD) Modulated Single-Phase Voltage Waveform

Table 2 displays the voltage THD for various modulation schemes. THD of the SHE approach is substantially lower as compared to phase shifted and level shifted modulation. THD is also reduced when comparing three phase line to line voltage to single-phase for all modulation schemes. Among all level shifted and phase shifted modulation techniques, in-phase deposition level shifted modulation delivers the best line to line voltage THD profile.

o.o1 Time

0.012

0.014

0.016

0.018

0.02

-400

0.002

0.004

0.006

0.008

Modulation Techniques	Voltage THD	
Phase	1-Ф	3-Ф
Phase shifted modulation	17.62%	14.82%
LS (POD) modulation	16.22%	14.98%
LS (APOD) modulation	16.35%	12.72%
LS (IPD) modulation	19.67%	11.12%
SHE modulation	9.60%	6.89%

Table 2:	Voltage	THD for	· Different	Modulation	Methods

5.0 Conclusion

A nine-level cascade multilevel inverter was proposed, and its working principle was proven by simulation results. For nine-level CMI, multicarrier PWM and SHE modulation are used. A comparison of the THD performance of phase voltage and line voltage among the different modulation techniques was performed. The simulation result validates the accuracy of SHE approach above other modulation techniques.

References

- [1] Ghias, A.M.Y.M.; Pou, J.; Ciobotaru, M.; Agelidis, V.G., "Voltage Balancing Strategy for a Five-Level Flying Capacitor Converter Using Phase Disposition PWM with Sawtooth-Shaped Carriers," in IECON 38th Annual Conference on IEEE Industrial Electronics Society, 25-28 Oct 2012.vol., no., pp. 5013–5019.
- [2] M. Malinowski, S. Member, K. Gopakumar, S. Member, J. Rodriguez, S. Member, and M. A. Pérez, "A Survey on Cascaded Multilevel Inverters," IEEE Trans. Ind. Electron., vol. 57, no. 7, pp. 2197–2206, July 2010.
- [3] J. Rodríguez, S. Member, J. Lai, and S. Member, "Multilevel Inverters: A Survey of Topologies, Controls, and Applications," IEEE Trans. Ind. Electron. vol. 49, no. 4, pp. 724– 738, Aug 2002.
- [4] J. Lai, S. Member, and F. Z. Peng, "Multilevel Converters-A New Breed of Power Converters," IEEE Trans. Ind. Appl. vol. 32, no. 3, pp. 509–517, May/June 1996.
- [5] N. Celanovic and D. Boroyevic, "A fast space vector modulation algorithm for multilevel three-phase converters," in Conf. Rec. IEEE-IAS Annu. Meeting, Phoenix, AZ, Oct. 1999, pp. 1173–1177.
- [6] H. Sepahvand, S. Member, J. Liao, M. Ferdowsi, K. A. Corzine, and S. Member, "Capacitor Voltage Regulation in Single-DC-Source Cascaded H-Bridge Multilevel Converters Using Phase-Shift Modulation," IEEE Trans. Ind. Electron. vol. 60, no. 9, pp. 3619–3626, Sep 2013.
- [7] C. Townsend, T. J. Summers, and R. E. Betz, "Comparison of Modulation Strategies for a Cascaded H-bridge StatCom - Part 1: Theoretical Background," in IECON 36th Annual Conference on IEEE Industrial Electronics Society 7-10 Nov. 2010, vol.,no.,pp. 2019–2024.
- [8] B. P. Mcgrath, S. Member, and D. G. Holmes, "Multicarrier PWM Strategies for Multilevel Inverters," IEEE Trans. Ind. Electron. vol. 49, no. 4, pp. 858–867, Aug 2002.
- [9] D. G. Holmes and B. P. Mcgrath, "Opportunities for Harmonic Cancellation with Carrier-Based PWM for Two-Level and Multilevel Cascaded Inverters," IEEE Trans. Ind. Appl. vol. 37, no. 2, pp. 574–582, March/April 2001.

- [10] X. Zhang, S. Member, and J. W. Spencer, "Study of Multisampled Multilevel Inverters to Improve Control Performance," IEEE Trans. Power Electron. vol. 27, no. 11, pp. 4409–4416, Nov 2012.
- [11] G. Waltrich, S. Member, I. Barbi, and S. Member, "Three-Phase Cascaded Multilevel Inverter Using Power Cells With Two Inverter Legs in Series," IEEE Trans. Ind. Electron. vol. 57, no. 8, pp. 2605–2612, Aug 2010.
- [12] J. Napoles, J. I. Leon, L. G. Franquelo, R. Portillo and M. A. Aguirre, "Selective harmonic mitigation technique for multilevel cascaded H-bridge converters," in Proc. IECON 2009, 2009, pp. 806–811.
- [13] J. Napoles, J. I. Leon, R. Portillo, L. G. Franquelo and M. A. Aguirre, "Selective harmonic mitigation technique for high power converters," IEEE Trans. Ind. Electron., vol. 57, no. 7, pp. 2315–2323, 2010.
- [14] M. S. A. Dahidah, S. M. Ieee, G. Konstantinou, M. Ieee, V. G. Agelidis, and S. M. Ieee, "A Review of Multilevel Selective Harmonic Elimination PWM: Formulations, Solving Algorithms, Implementation and Applications," IEEE Trans. Power Electron. vol. 8993, no. c, pp. 1–16, 2014.